- 找到相关文档约66篇, 耗时0.26s uartverilog - 文档搜索结果预览与免费下载
-
-
文档格式:doc 更新日期:2011-09-13Designing the RISC controller using Verilog HDL文档预览: Designing of UART controller using Verilog HDL. UART. The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication ... 点击下载
-
文档格式:doc 更新日期:2011-09-13APPLICATION文档预览: Description: A synthesizable Verilog model of UART chip was developed. The design was synthesized with Xilinx FPGA as target. The pre-synthesis and ... 点击下载
-
文档格式:doc 更新日期:2011-09-13FPRA - Nanoarch - 2006文档预览: A UART receiver Verilog-RTL was synthesized into 40nm standard cells and its flip-flops were replaced with a MTJ non-volatile flip-flop Verilog-A/AMS model. ... 点击下载
-
文档格式:doc 更新日期:2011-09-13Nack Digital Equalizer文档预览: F. Data Load – Verilog Code. · G. UART Control – Verilog Code. · H. Seven Segment LED Data Sheet. · I. LM3916 Dot/Bar Display Driver Manual. · J. TEA6360 ... 点击下载
-
文档格式:doc 更新日期:2011-09-13UART_何翌成_082828.doc - Read文档预览: Verilog UART作业. 何翌成082828. 一、设计目标:. 程序中本来实现的功能是UART模块的 传输数据,其中8位数据位,1位奇偶校验位,2位开始位(0),2位停止位(0),2位 ... 点击下载
-
文档格式:doc 更新日期:2011-09-13NCCT Embedded Final Year Projects文档预览: A Verilog Implementation of UART Design with Bist Capability – 2008. · A Robust Uart Architecture based on Recursive Running Sum Filter for Better Noise ... 点击下载
-
文档格式:doc 更新日期:2011-09-13University of California at Berkeley文档预览: The circuit uses a data register to record whatever new data is emitted by the UART receiver and outputs it to the display. The top level Verilog module, ... 点击下载
-
文档格式:doc 更新日期:2011-09-131-Wire Protocol文档预览: a predefined 1-Wire master chip in Verilog and VHDL. · DS2480B Serial 1-Wire Line Driver to communicate with any UART. · DS1481 provides a 1-Wire master ... 点击下载
-
文档格式:doc 更新日期:2011-09-13An Open Hardware Architecture based System on Chip Architecture ...文档预览: The design is done using full synthesizable Verilog language. .... external Flash and SDRAM memory, an Universal Asynchronous Receiver Transmitter (UART), ... 点击下载
-
文档格式:doc 更新日期:2011-09-13DIGITAL DESIGN THROUGH VERILOG - IndiaStudyChannel文档预览: Explain the components of a verilog Module with block diagram? b) ... Write verilog code using case statement for any one example. ... Explain UART Design: a) ... 点击下载
共搜索到66篇文档 10篇/页 1/7 -
- 您可能感兴趣的
- 大家在找
-
- · 数控车床技师理论试题库带答案
- · 驾驶员中高级考试资料
- · 沁园春雪ppt课件
- · 交通部监理工程师报名
- · 数控机床课程设计
- · matlab2009a汉化
- · 归去来兮辞教学视频
- · 常年期第二十四主日
- · 机械装配钳工基础
- · 太原科技大学王牌专业
- · lm317扩流电路
- · cad2008注册机打不开
- · 2010年司法考试真题
- · 会计实训总结范文
- · 高效课堂导学案设计
- · 初中数学公开课教方案
- · 2011甘肃省公务员报名
- · 南航研究生
- · 28个月宝宝皮肤过敏
- · 酒店礼节礼貌
- 赞助商链接