9-21 Using User Flash Memory and Hardened Lattice Semiconductor Control Functions in MachXO2 Devices The MISO, MOSI, SCK, MCSN[0] and SN ports of the SPI core are routed directly to pre-assigned I/Os in the MachXO2 devices. Designers ...

抱歉，此文档暂时无法提供完整预览，请免费下载后浏览。